CORE-V CV32E40X User Manual
0.10.0
Contents:
Changelog
Introduction
Getting Started with CV32E40X
Core Integration
Pipeline Details
Instruction Fetch
Load-Store-Unit (LSU)
Atomic instructions
Physical Memory Attribution (PMA)
Register File
eXtension Interface
Fence.i external handshake
Sleep Unit
Control and Status Registers
Performance Counters
Exceptions and Interrupts
Debug & Trigger
RISC-V Formal Interface
CORE-V Instruction Set Extensions
Core Versions and RTL Freeze Rules
Glossary
CORE-V CV32E40X User Manual
Search
Please activate JavaScript to enable the search functionality.
Read the Docs
v: 0.10.0
Versions
latest
stable
0.10.0
0.9.0
0.8.0
0.7.0
0.6.0
0.5.0
0.4.0
0.3.0
0.2.0
0.1.0
Downloads
On Read the Docs
Project Home
Builds