CVA6 Logo
  • CVA6 Requirement Specification
  • CVA6 User Manual
  • CVA6 Design Document (deprecated)
  • CV32A65X documentation
  • CV32A60X documentation
  • CV64A6_MMU documentation
  • CVA6 APU
    • CVA6 APU
    • CVA6 Testharness
CVA6
  • CVA6 APU
  • View page source

CVA6 APU

Editor: Florian Zaruba florian@openhwgroup.org

Contents:

  • CVA6 APU
    • Memory Map
    • Platform-Level Interrupt Controller (PLIC)
  • CVA6 Testharness
    • Ariane
    • Debug
    • CLINT
    • Bootrom
    • SRAM
    • GPIO
    • UART
    • PLIC
    • Timer
    • Ethernet
    • SPI
Previous Next

© Copyright 2017-2020, ETH Zurich and University of Bologna, 2020-present OpenHW Group.

Built with Sphinx using a theme provided by Read the Docs.